

■ DESCRIPTION

The 3422 is the N-Channel logic enhancement mode power field effect transistor is produced using high cell density advanced trench technology.. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application, and low in-line power loss are needed in a very small outline surface mount package.



■ FEATURE

- ◆ 60V/ 3.0 A, $R_{DS(ON)}=70\text{m}\Omega$ (typ.)@ $VGS=10\text{V}$
- ◆ 60V/ 3.0 A, $R_{DS(ON)}= 78 \text{ m}\Omega$ (typ.)@ $VGS=4.5\text{V}$
- ◆ Super high design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability
- ◆ This is a Full RoHS compliance
- ◆ SOT23-3L package design

■ APPLICATIONS

- ◆ Power Management in Note Book
- ◆ Portable Equipment
- ◆ Battery Powered System

■ PIN CONFIGURATION



■ ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless otherwise noted)

| Symbol | Parameter | | Typical | Unit |
|-----------|--|---------|----------------|------|
| V_{DSS} | Drain-Source Voltage | | 60 | V |
| V_{GSS} | Gate-Source Voltage | | ± 20 | V |
| I_D | Continuous Drain Current ($T_J=150^\circ C$) | | 3.0 | A |
| I_{DM} | Pulsed Drain Current | | 10 | A |
| I_S | Continuous Source Current (Diode Conduction) | | 1 | A |
| P_D | Power Dissipation | TA=25°C | 1.25(SOT23-3L) | W |
| | | TA=75°C | 0.8(SOT23-3L) | |
| T_J | Operation Junction Temperature | | 150 | °C |
| T_{STG} | Storage Temperature Range | | -55~+150 | °C |

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress rating only and functional device operation is not implied

■ THERMAL DATA







| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------|--|-----|------|-----|------|
| $R_{\theta JA}$ | Thermal Resistance-Junction to Ambient | | 62.5 | 125 | °C/W |






■ **ELECTRICAL CHARACTERISTICS**($V_{DD}=2.75V$, $T_A=25^\circ C$ Unless otherwise noted)

| Symbol | Parameter | Condition | Min | Typ | Max | Unit | |
|---------------------------|---------------------------------|---|-----|-----|-----------|------|--|
| Static Parameters | | | | | | | |
| $V_{(BR)DSS}$ | Drain-Source Breakdown Voltage | $V_{GS}=0V$, $I_D=250\mu A$ | 60 | | | V | |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS}=V_{GS}$, $I_D=250\mu A$ | 0.6 | | 2 | V | |
| I_{GSS} | Gate Leakage Current | $V_{DS}=0V$, $V_{GS}=\pm 12V$ | | | ± 100 | nA | |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS}=60V$, $V_{GS}=0$ | | | 1 | uA | |
| | | $V_{DS}=60V$, $V_{GS}=0$ $T_J=85^\circ C$ | | | 5 | | |
| $I_{D(ON)}$ | On-State Drain Current | $V_{DS}\geq 5V$, $V_{GS}=4.5V$ | 10 | | | A | |
| $R_{DS(ON)}$ | Drain-Source On-Resistance | $V_{GS}=10V$, $I_D=3.0A$ | | 68 | 90 | mΩ | |
| | | $V_{GS}=4.5V$, $I_D=3.0A$ | | 78 | 110 | | |
| G_{fs} | Forward Transconductance | $V_{DS}=5V$, $I_D=2.1A$ | | 10 | | S | |
| Source-Drain Diode | | | | | | | |
| V_{SD} | Diode Forward Voltage | $I_S=1.0A$, $V_{GS}=0V$ | | 0.8 | 1.0 | V | |
| Dynamic Parameters | | | | | | | |
| Q_g | Total Gate Charge | $V_{DS}=27V$ $V_{GS}=4.5V$ $I_D=2.1A$ | | 2.1 | 3.9 | nC | |
| Q_{gs} | Gate-Source Charge | | | 0.6 | | | |
| Q_{gd} | Gate-Drain Charge | | | 0.8 | | | |
| C_{iss} | Input Capacitance | $V_{DS}=25V$ $V_{GS}=0V$ $f=1MHz$ | | 295 | | pF | |
| C_{oss} | Output Capacitance | | | 40 | | | |
| C_{rss} | Reverse Transfer Capacitance | | | 15 | | | |
| $T_{d(on)}$ | Turn-On Time | $V_{DS}=27V$ $R_L=10\Omega$ $I_D=1A$ $V_{GEN}=4.5V$ $R_G=6\Omega$ | | 3.6 | | nS | |
| T_r | | | | 3.5 | | | |
| $T_{d(off)}$ | Turn-Off Time | | | 32 | | | |
| T_f | | | | 3 | | | |


Note: 1. Pulse test: pulse width $\leq 300\mu S$, duty cycle $\leq 2\%$

2. Static parameters are based on package level with recommended wire bonding

■ **TYPICAL CHARACTERISTICS (25°C Unless Note)**

Fig 1: On-Region characteristics

Figure 2: Transfer Characteristics

Figure 3: On-Resistance vs. Drain Current and Gate Voltage

Figure 4: On-Resistance vs. Junction Temperature

Figure 5: On-Resistance vs. Gate-Source Voltage

Figure 6: Body-Diode Characteristics

■ **TYPICAL CHARACTERISTICS (continuous)**

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note E)

Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)

Figure 11: Normalized Maximum Transient Thermal Impedance

■ SOT23 PACKAGE OUTLINE DIMENSIONS




| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min. | Max. | Min. | Max. |
| A | 0.900 | 1.150 | 0.035 | 0.045 |
| A1 | 0.000 | 0.100 | 0.000 | 0.004 |
| A2 | 0.900 | 1.050 | 0.035 | 0.041 |
| b | 0.300 | 0.500 | 0.012 | 0.020 |
| c | 0.080 | 0.150 | 0.003 | 0.006 |
| D | 2.800 | 3.000 | 0.110 | 0.118 |
| E | 1.200 | 1.400 | 0.047 | 0.055 |
| E1 | 2.250 | 2.550 | 0.089 | 0.100 |
| e | 0.950 TYP. | | 0.037 TYP. | |
| e1 | 1.800 | 2.000 | 0.071 | 0.079 |
| L | 0.550 REF. | | 0.022 REF. | |
| L1 | 0.300 | 0.500 | 0.012 | 0.020 |
| θ | 0° | 8° | 0° | 8° |

■ SOLDERING METHODS FOR UNIVERCHIP

Storage environment Temperature=10°C~35°C Humidity=65%±15%

Reflow soldering of surface mount device



| Profile Feature | Sn-Pb Eutectic Assembly | Pb free Assembly |
|--|-------------------------|------------------|
| Average ramp-up rate (T _L to T _P) | <3°C/sec | <3°C/sec |
| Preheat | | |
| -Temperature Min (T _{s,min}) | 100°C | 150°C |
| -Temperature Max (T _{s,max}) | 150°C | 200°C |
| -Time (min to max) (t _s) | 60~120 sec | 60~180 sec |
| T _{s,max} to T _L | <3°C/sec | <3°C/sec |
| -Ramp-up Rate | | |
| Time maintained above | | |
| -Temperature (T _L) | 183°C | 217°C |
| -Time (t _L) | 60~150 sec | 60~150 sec |
| Peak Temperature (T _P) | 240°C+0/-5°C | 260°C+0/-5°C |
| Time within 5°C of actual Peak Temperature (t _P) | 10~30 sec | 20~40 sec |
| Ramp-down Rate | <6°C/sec | <6°C/sec |
| Time 25°C to Peak Temperature | <6 minutes | <6 minutes |

Flow (wave) soldering (solder dipping)

| Product | Peak Temperature | Dipping Time |
|----------------|------------------|--------------|
| Pb device | 245°C±5°C | 5sec±1sec |
| Pb-Free device | 260°C+0/-5°C | 5sec±1sec |



This integrated circuit can be damaged by ESD. UniverChip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.